Fixes the ordering of the voltage outputs shown in table:mux_mapping (Table 5) of the chip architecture document. See #65 (closed) for details.
Also replaces Input & Output numbering in demux/mux tables with actual pin names. See #64 (closed) for details.